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Introduction
On a vertical SiC-JFET like those of INFINEON, there is a N-type lateral channel with two P-layers connected to the source and the gate terminals respectively. Because of the difference in potentials between the two P-regions of a PNP structure (Fig. 1) , the punch-through phenomenon may occur. When this happens, the gate current dramatically increases. The punch-through phenomenon was firstly described in bipolar junction transistors [1] . It occurs when the two space-charge regions of a PNP structure join. Holes may then diffuse from one P-layer to the other one. Punch-through can also be observed in PIN diodes, when the space-charge region spreads all over the low-doped base [1] . This corresponds to a PNN + structure, so there is no current increase, but an electric field rise. Therefore, this is a very different phenomena, even though it has the same name.
The devices under test (DUTs) investigated here are 100 mΩ, 1200 V VJFETs from SiCED which is the company which developed the VJFET for INFINEON. In such a VJFET, the punch-through occurrence defines the practical gate-to-source voltage limit (Fig. 2) , i.e. when the hole current starts to flow in the PNP structure, VPT as shown in Fig. 2 . This was described in [2] . Fig. 3 shows the measurement of the threshold voltage, VT0, and the punch-trough voltage, VPT, versus the temperature. The threshold voltage, VT0, is classically defined from the saturation current characteristics, i D SAT (V GS ) [3] . A quadratic fitting of the characteristics around zero current is useful to improve the accuracy of VT0 extraction.
The punch-trough voltage, VPT, is defined from the characteristic in Fig. 2 . The punch-through reference current is arbitrarily defined as in [4] , i PT REF =200 µA (2) And the punch-trough voltage, VPT, is defined as,
Clearly as shown in Fig. 3 , the gate-to-source voltage range allowed to turn the JFET off decreases with the temperature. So the point has to be carefully accounted to design a system operating over a wide range of temperature for example in aeronautic applications. Therefore, the analysis and the modeling of both VT0(T) and VPT (T) are of great interest. 
Analysis and modeling of the punch-through phenomenon
The detailed modeling of the punch-through current is given in appendix. It is classically based on the calculation of the current passing through a potential barrier height [5] , given by,
Where, VGS , is the gate-to-source voltage, uT , is the thermal potential, a , is the half thickness of the channel, i PT ref , is a reference punch-through current defined in appendix, and ψ( y) the electric potential along the channel. Fig. 4 shows the simplified 1D representation of the punch-through phenomenon as already shown in [2] and [4] . The computation of the punch-through current in the PNP case was presented in [4] and yields to
where i PT 0 ≃7 kA is a constant defined in appendix representing the maximal punch-through current. The pinch-off voltage is classically given by, The barrier height is given by, Fig. 7 and Fig. 8 show the leakage current between gate and source. From 0 to the break in Fig. 8 the current is the leakage current of the P+NN+ junction (see Fig. 1 ) between gate and source. Classically in SiC devices, the measured leakage current is much greater than the generation current of this junction [6] . Higher values of the current correspond to the punch-through current. Fig. 6 shows numerical simulation of the punch-through current and yields to a similar value of the punch-through voltage. The simulated leakage current is very low too ! The calculation is detailed in appendix. The parabolic shape of the electrical potential shown in Fig. 5 , is confirmed by the numerical simulations in Fig. 5 and in Equation (7). 
Computation of the punch-through voltage
Clearly, for sufficiently negative gate-to-source voltage, the punch-through current increases dramatically, and 1≫e
Considering the definition of VPT in (3), combining (8) with (7), yields to
So,
Which defines the temperature dependence of VPT because of the temperature dependence of the thermal voltage, uT , and the hole mobility, µp , through i PT 0 (Eq. 37). The factor k has been introduced to account the current level. Without this ratio, i PT REF ∼1 nA has to be chosen which is not acceptable for the measurement data, but it is compatible with the numerical simulation in Fig. 6 . Moreover, the temperature dependencies are defined by the equations given in appendix and the material data used in [7] .
Computation the gate threshold voltage
The threshold voltage, VT0, is by definition the gate-source voltage threshold for which the saturation current reach zero as given in (1). Reference [3] yields a model of the double channel JFET and gives the following expression for the pinch-off current in the lateral channel,
Where RCH is the non-modulated channel resistance and γ1 and γ2 are standardized driven values. In blocking condition, that yields to the definition of standardized driven values as,
and,
By definition, in blocking condition the pinch-off current equals zero [3] , so,
The plot of the Δ function is given in Fig. 9 .
So that defines a relation between γ 1 OFF and γ 2 OFF or γ 0 . At the blocking threshold, Equation (12) may be rewritten as,
Which may be expressed as,
The later expression yields the temperature dependence of V T0 through the temperature dependence of V BI .
Notice that Equation (18) is different from the standard JFET model given by,
Results and discussion
The punch-through and threshold voltages were computed using equation (10) and (19) respectively. Fig. 5 Shows the superimposition of these computations and the experimental data. Clearly a good agreement was reached. An empirical value, k, has been used in equation (10) to reach a better fitting with experimental data. The issue is probably related to the modeling of the leakage current that classically failed in wide band gap device as shown in Fig. 6 but the obtained temperature dependence is very good, and based on physical data of the SiC-4H material. Moreover the empirical value, k, introduces a shift of about 2 V in the value of the punch-through voltage, so about 10% of error without correction with the empirical factor. If the computation seems to be complex because of the number of equations, these equations may be easily implemented in a compact model of the JFET, as in [3] using a modeling language like MAST or VHDL-AMS.
Conclusion
The punch-through voltage, VPT, and the threshold voltage, VT0, are the limits that define the gate-tosource range allowed to block the VJFET. Unfortunately, both parameters depend on the temperature. The paper has presented some measurement results versus the temperature of these parameters. Clearly, the useful gate-voltage range reduces with increasing temperatures. The paper has also developed from a physical analysis of the VJFET device, a complete analysis of the dependence of these parameters with respect to the temperature by deriving analytical expressions of these parameters. The obtained models are in good agreement with the experimental data. It remains to integrate these expressions in a complete model of the VJFET. 
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Which yields to the following expression for the electric potential in the N-region,
Assuming,
The definitions in Fig. 2 yield to,
The maximum is reached for,
So, the difference between Equations (23) and (22) yields to,
and
Substituting it in (22) yields to Equation (7),
The electrical potential is obtained from Equation (21) by substituting (26) and (27),
Calculating the punch-through current
Assuming a constant hole-mobility, the drift-diffusion equation for the holes may be written as,
Moreover it is well known that, ∂ ∂y
J p e
The integration of equation (31) 
Assuming same value of the doping concentration in the both sides, it is obtained,
The current through the structure is given by,
Where,
And,
Using (28) Equation (38),
Defining,
u= y a (43) z=u+ γ PT (44) Equation (40) may be rewritten as,
or, 
Equation (47) 
Which may be written as Equation (5) 
An assessed value is given by,
